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A compact model for four-terminal (independent top and bottom 
gates) junction field-effect transistor (JFET) is presented in 
this dissertation. The model describes the steady-state 
characteristics with a unified equation for all bias conditions 
that provides a high degree of accuracy and continuity of 
conductance, which are important for predictive analog circuit 
simulations. It also includes capacitance and leakage equations. 
A special capacitance drop-off phenomenon at the pinch-off region 
is studies and modeled. The operations of the junction field-
effect transistor (JFET) with an oxide top-gate and full oxide 
isolation are analyzed, and a semi-physical compact model is 
developed. The effects of the different modes associated with the 
oxide top-gate on the JFET steady-state characteristics of the 
transistor are discussed, and a single expression applicable for 
the description of the JFET dc characteristics for all operation 
modes is derived. The model has been implemented in Verilog-A and 
simulated in Cadence framework for comparison to experimental 
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CHAPTER ONE:  




The Junction Field-Effect Transistor (JFET) offers several 
advantages:  First, because of its intrinsic radiation tolerance, 
JFET is suitable for operation in harsh radiation environments. 
Second, due to its superior noise performance, JFET can be used 
in low-noise front-end circuits for many different applications. 
Third, JFET has isolated dual gates and is useful for signal 
mixing purpose. 
 
In the past 30 years, a handful of models have been developed to 
describe the function of JFETs [1-6], including the early 
Berkeley’s SPICE model, the Taki’s empirical model, and the 
recent four-terminal model.  While these models can adequately 
predict certain aspects of JFET’s behavior, none of them can 
satisfactorily cover a broad range of physical effects and 
topologies of such devices. For instance, with the ever-
decreasing supply voltage in integrated circuits, JFET tends to 
operate very closely to the crossover from the linear to 
saturation region. It is just in this region where the 
conventional JFET models frequently fail to provide a good fit 
[7]. Another shortcoming of the existing models is the employment 
of the Gradual Channel Approximation (GCA), which is only valid 
for long channel devices. As the technology advance continues to 
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scale down the device size, short channel effects in JFETs are of 
paramount importance and required to be included. 
 
1.2 Review of the Existing JFET Models 
 
Fig.1-1 illustrates a simplified p-channel JFET structure. In the 
figure, the gray areas denote the depletion region associated 
with the top and bottom gate regions, and the conducting channel 
is the region sandwiched between the  two depletion regions, 
which becomes narrower toward the drain region due to the 

















Figure 1-1 Simplified two-dimensional JFET structure 
 
Unlike the MOSFET, which has received broad attentions, effort 
placed on the modeling of JFET has been scarce and lacked behind 
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its technology and application. This is particularly true for 
JFETs operating as four-terminal device. 
 
The early Berkeley model simply utilizes two separate equations 
to describe the current-voltage characteristics in the linear 
(before pinch-off) and saturation regions (after pinch-off, but 
before the channel is entirely cut-off). These equations are: 
( / ) [2( ) ](1 )SD P GS SD SD SDI W L V V V V Vβ λ= − − +                                                                            1-1 
 
(1 )SD SDS SDI I Vλ= +                                                                                                                              1-2 
 
where ISD is the source to drain current, ISDS is the source to 
drain saturation current, VSD is the source to drain voltage, VGS 
is the gate to source voltage, W is the channel width, L is the 
channel length, β is the quadratic transfer parameter (the slope 
of DSI vs. VGS), λ is the channel modulation coefficient, and VP is 
the pinch-off voltage at VSD=0.  This empirical model can be 




( / ) ( )
2 ( ) [( ) ( ) ]
3
SDV
DS A F i
SD P P GS GS
I W L qN H x dV




= − + + + − +
∫




2( ) ( ) [( ) ( ) ]
3SDS p GS P P GS
I G V V G V V Vϕ ϕ ϕ= − − + + − +                                               1-4 
 
The above-mentioned models employ the following assumptions and 




1) JFETs are assumed to have symmetrical top and bottom gates, 
a case applied only to JFETs having identical doping 
densities in top and bottom gate regions. 
2) The electric field in the channel varies gradually in the 
channel direction (x-direction, see Fig. 1-1), and such a 
field can be separated from the y-direction electric field 
in the depletion region. This assumption is appropriate only 
if the channel length is sufficiently long. 
3) The top and bottom gate are connected together (3-terminal 
operation). This is invalid for cases where different 
voltages are applied to the top and bottom gate terminals. 
4) The subthreshold behavior near the cutoff region is 
neglected. This gives rise to a large error when JFETs 
operate near the pinch-off voltage. 
5) Separated equations are used to describe the linear and 
saturation current-voltage characteristics. This can lead to 
singularity and thus diverge problems during the model 
calculations and simulations. 
6) The model is developed based on the traditional JFET 
topology.  It becomes questionable when applied to advanced 
JFET technologies.  
 
A somewhat better empirical model was suggested by Taki in 1978, 
which expresses the linear and saturation regions using a single 
expression: 
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                                                                                             1-5 
 
Where α is a fitting parameter merging the linear and saturation 
regions. This model is quite compact, but it still possesses the 
majority of limitations associated with the Berkeley model 
mentioned above. 
 
In 1991, Halen [7] developed an improved JFET model based on (1) 
and (2), by considering asymmetrical top and bottom gates, and 
including the short channel velocity saturation effect and 













                                                                                                                        1-6 
 
' ' ' 3/ 2 1.5
0 1/ 2
' 3/ 2 1.5
1/ 2
2{ [( ) ( ) ]
3
2 [( ) ( ) ]}
3
DS DS DS BIT TGS BIT TGS
PT
DS BIB BGS BIB BGS
PB
I G V V V V V V
V
V V V V V
V
= − + − − −
− + − − −
                                                  1-7 
 
The model still has the following drawbacks: 
 
1) It uses the Gradual Channel Approximation (GCA), and the 
short-channel effects are only accounted for on a first-
order basis.  
2) It doesn’t provide a satisfactory unified model for the 
linear and saturation regions. 
3) The subthreshold behavior is neglected. 
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4) The pinch-off voltage is derived based on the three-terminal 
operation, and the accuracy of the model in four-terminal 
operations is doubtful. 
 
Extending Taki’s work, Wong [4] has proposed an improved JFET 
model to describe the 4-terminal JFET behavior. This model 
accounts for the subthreshold region and uses the Hermite 
interpolation method to merge the quadratic and subthreshold 
regions without requiring a fitting parameter. The pinch-off 
voltage takes the dual gates into account. Also, the quadratic 
transfer parameter β is obtained from device physics, rather than 
empirical means. What is more, the merging parameter is also 
modeled without requiring measurements. The equivalent circuit of 
the JFET model is shown in Fig. 1-2, and the equations for the 
components in the equivalent circuit proposed by Wong are as 
follows. 
 
a) Drain to Source Current 





0 2(1 )SDS SDSI I B= −  
1 P GSB V V= −  




Figure 1-2 Equivalent circuit of JFET model 
 
For a four-terminal JFET, assuming that the effect of VGSB (the 
bottom gate to source voltage) on XB is much less significant 
compared to that of VGST (the top gate to source voltage) on XT, 









                                                                                                                                    1-10 
 





β µ=                                                                                                                              1-11 
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Where H, µP, NA are the height of conducting channel, hole mobility, 
and acceptor density in the channel, respectively.  
c) Subthreshold Region 
| |/ 2GS P tV V V
SDS OPI I e
−=                                                                                                                     1-12 
 
where Vt=kT/q is the thermal voltage and  
2OP P t si t A
WI V q V N
L
µ π ε=                                                                                                             1-13 
 
εsi is the dielectric permittivity. 
 








2{ [1 ][1 ][ ]
2(exp [1 ] [ ]
2
( )[ ] exp ( )[ ] }
2 2
GS B GS BB
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P B B
GS B GS BP B
OP
t B B
SDO OPGS B GS BP B
GS B GS B
P B t t B
V V V VVI I
V V V
V V V VV VI
V V V
I IV V V VV VV V V V






− − − ⋅ −
               1-14 
 
Wong’s model has made considerable improvements over the Taki’s 
model, but it is far from perfect. The top pinch-off voltage VPT, 
which is the top gate-to-source voltage that causes the channel 
to cutoff, was derived under the condition VGSB is fixed. On the 
other hand, the bottom pinch-off voltage VPB was derived under the 
condition that VGST is fixed. Since only a single pinch-off 
voltage is used in the JFET model, selecting VPT or VPB as the 
pinch-off voltage is crucial because it can give rise to a large 
discrepancy in the current–voltage characteristics, especially 
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for JFETs having a relatively small difference in the top and 
bottom gate doping concentrations [2]. 
 
In 1996, Liou and Yue [2] extended Wong’s model and presented a 
more accurate JFET model for four-terminal operations. The main 
difference between Wong and Liou-Yue models is the equations for 




[1/( ) 1/( )]
/ /
PT GST PB GSB
GST PT GSB PB
B V V V V
B V V V V
−= − + −
= +





















= − + −                                                                                  1-17 
 
This model seems to be the best JFET model to-date because 
 
1) It inherited the merits of Taki’s work, so the model is very 
compact yet combines the linear and saturation regions with 
a single expression. 
2) It has taken into account the subthreshold current, and 
provides a smooth transition between the quadratic and 
subthreshold region using the Hermite interpolation method. 
3) It has physical expressions for BETA and VTO. 
4) It enables one to properly describe the 4-terminal JFET 
behavior. 
    
However, the model still possesses the following limitations: 
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1) It employs the Gradual Channel Approximation (GCA), and 
short channel effects are not fully accounted for. 
2) When developing VP, the model assumes that the voltage drop 
along the channel is linear based on the assumption that the 
hole distribution in the p channel is uniform. 
3) The four-terminal modeling needs to be further improved to 
include the effects associated with advance JFET technology. 
4) The model needs to be extended to other JFET topologies used 
in modern integrated circuits. 
5) Temperature and scaling effects are not addressed in the 
model. 
 
1.3 JFET Models Used in Spice 
 
Here we will review JFET models used in two widely used SPICE 
platforms: Smart SPICE by Silvaco [8] and Spectre by Cadence [9]. 
In-house JFET model at Philips Semiconductor [10] will also be 
briefly discussed. 
 
Smart SPICE provides two DC JFET models: 
1) The basic SPICE model (Level 1) 
2) The modified SPICE model with gate modulation of LAMBDA 
(Level 2) 
 
For linear region: 
Level 1: DS eff P GS DS DSI [2(V V ) V ](1 V )= β − − + λ                          1-18 
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Level 2: [2( ) ]DS eff DS P GS DSI V V V V= β − −                                                                 1-19 
For saturation region: 
Level 1: 2( ) (1 )DS eff P GS DSI V V V= β − + λ                                                                  1-20 
Level 2: 2 1( ) {1 [ ( )](1 )DS eff P GS DS P GS GSI V V V V V V= β − + λ − − + λ            1-21 
For cut-off region: 
Level 1: 0DSI =                                          1-22 







β = β  
and λ1 is the channel length modulation. 
 
While Smart SPICE Level 1 JFET model looks very much like the 
traditional SPICE model, it does make a few improvements in the 
following two areas: 
 
1) Temperature compensation; 
2) Geometry calculation and scaling; 
 
SmartSPICE uses two equations to model the temperature-dependent 
energy bandgap Eg as follows: 
2














                                         1-25 
g1 and g2 are 1.16 and 1108 respectively. Moreover, Smart SPICE 
provides a simple way to account for the first-order scaling 
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effect. If the channel length L is specified in the element 
statement, then the effective channel length Leff is given by 
effL L SCALE LDEL SCALM= ⋅ + ⋅  
Here SCALE and SCALM are empirical parameters that need to be 
extracted from measured data. The same approach is used for the 
scaling of channel width W. Effects of dual gates are not 
considered in Smart SPICE. 
JFET model used in Cadence Spectre is more sophisticated than its 
Smart SPICE counterpart. The equivalent circuit of JFET model is 
shown in Fig. 1-3, and four different levels are available in 
Spectre. 
 
Figure 1-3 Equivalent circuit of JFET model in Cadence Spectre 
 











                                            1-26 
where 
2
LIMIT tI 2betaV=                                            1-27 
GST t DS tV / nsV V / V
EXP oI (i )e (1 e )
−= −                                   1-28 
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GSTlambda(1 lambda1V )λ = +                                                                                                    1-31 
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where 




















                                                                                                              1-33 
d) Substrate Leakage Current 
sub DS DS DSAT
DS DSAT





                                                                                1-34 
 













=                                                                                                                                             1-36 




iV nV ln[1 ]
i
= +                                                                                                                   1-37 







=                                                                                                                             1-38 
is the conductance at VExpl, and 
offset melt Expt ExptI i V G= −                                                                                                                   1-39 
is the current linearly extrapolated to V = 0 from VExpt. 
 
Undoubtedly, a great deal of options and flexibilities has been 
implemented into JFEF models in Cadence Spectre. Unfortunately, 
most of these additions are somewhat cosmetic and do not address 
properly the critical physics underlying modern JFETs. 
 
Finally, Philips Semiconductor has also developed a long-channel 
JFET model to describe the drift region of Power MOS devices [10]. 
for VGS ≤ 0
for VGS ≥ 0
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The development of several existing JFETs was presented, and JFET 
models used in SPICE platforms were also reviewed and discussed.  
While JFETs have continuously been used in various applications, 
modeling of JFET has not kept pace with the advance of JFET 
technology. The latest JFET model reported in the literature 
dated back to 1996, and much work is urgently needed to bring 
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CHAPTER TWO:  





The junction field-effect transistor (JFET), first analyzed by 
Shockley in 1952 as a voltage-controlled resistor, has been used 
in a small but steady portion of the semiconductor market. 
Nowadays, JFETs are experiencing an increasing interest as an 
input pair for operational amplifiers, thanks to their lower 
noise figure and input bias current when compared to CMOS and 
BJTs, respectively. They are also used in a wide variety of 
applications, such as low-level audio pre-amplifiers, optical 
networking, photodiode/detection, and data acquisition, to name a 
few. Additionally, JFETs offer good radiation tolerance [1], high 
cutoff frequency [2], and depletion-mode operation among other 
desirable features [3-4]. 
 
Unlike MOS and bipolar transistors that have received significant 
modeling attention and have well-developed compact models, JFET 
modeling has largely been overlooked in the past 30 years. Only a 
handful of JFET models are reported in the literature, which 
includes the early Berkeley SPICE model [5], which is based on 
the Schichman-Hodges model, Taki’s empirical model [6], which is 
based on the tanh function, and a few four-terminal JFET models 
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[7-8]. None of these models are sufficiently comprehensive to 
include many important physical effects associated with modern 
JFETs operated under various bias conditions. Furthermore, these 
models are prone to discontinuities between regions of operation 
and consequently induce inaccuracy and convergence issues in 
simulations. Recently, McAndrew [9] developed a fairly 
comprehensive and accurate JFET model based on the concept of a 
variable resistor, but the model was intended for three-terminal 
operations. Thus the availability of a more comprehensive four-
terminal JFET model would be both timely and desirable.  
 
In this chapter, we will in Section 2 develop a unified DC 
equation that models the linear, saturation and cut-off biasing 
conditions and demonstrate its high order of continuity. In 
essence, we will extend the model in [9] to include the 
additional back-gate effect and to enhance the framework to make 
the model more compact and robust. This is followed by the 
modeling of the AC and leakage components in Section 3 and 4. The 
model implementation into designers’ framework will be addressed 
and comparisons of the present model with existing models and 
data measured at Texas Instruments will be discussed in Section 5. 











Figure 2-2 Simplified n-channel JFET structure for a single JFET 




2.2 DC Modeling 
 
A four-terminal, n-channel JFET will be considered in the study, 
but the approach applies to p-channel JFETs as well. Fig. 2-1 
shows the cross section of a typical CMOS process-based, n-
channel JFET having independent top and bottom gates. The 
simplified one-dimensional structure considering only a single 
JFET cell is given in Fig. 2-2, depicting a conducting channel 
sandwiched between two space-charge regions (shaded regions in 
Fig. 2-2) associated with the top and bottom gates. Device 
dimensions which are critical to the JFET behavior are the 
channel length L, channel width Z, channel thickness a, top 
space-charge-region thickness XT, and bottom space-charge-region 
thickness XB. 
 
The steady-state current-voltage characteristics of a JFET can be 
categorized into three regions: the linear region, where the 
drain-to-source voltage VDS is relatively small and the drain 
current ID is proportional nearly linearly to VDS; the saturation 
region, where VDS is relatively large and ID is a weak function of 
VDS; and the subthreshold region, where the entire channel is 
cutoff and ID is an exponential function of the gate voltage. 
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2.2.1 Linear and Saturation Regions 
 
We now begin to derive analytical equations to describe the 
current-voltage characteristics of the JFET cell shown in Fig. 2-
2. The one-dimensional Poisson equation in the y direction 





dE q NV (y)
y dy
⋅∂ ρ
− = = =
∂ ε ε
                                                                                                       2-1 
 
Where ND is the averaged donor doping density in the channel layer, 
the extraction of which will be discussed later, V is the 
electrostatic potential, Ey is the electric field in the y 
direction, ρ is the space-charge density, and sε is the dielectric 
permittivity. Solving (1) yields the top-gate space-charge-region 
thickness XT:  
T Tbi GSX K (V V V(x))= ⋅ − +                                                                                                      2-2 
 
and the bottom-gate space-charge-region thickness XB: 







= ⋅ , VTbi is the top-gate junction built-in potential, 
VBbi is the bottom-gate junction built-in potential, and VGS and VBS 
are top-gate and bottom-gate applied voltages, respectively. The 




N NV V ln( )
n
⋅





N NV V ln( )
n
⋅
= ⋅                                                                                                                 2-5 
 
where VT is the thermal voltage, ni is the intrinsic free-carrier 
density, and NAT and NAB are the averaged acceptor doping densities 
in the top-gate and bottom-gate layers, respectively. The 
undepleted channel thickness b at a particular horizontal 
position x is 
T Bb(x) a X X= − −                                                                                                                          2-6 
 
Thus, using the concept of drift tendency for the free-carrier 
transport in the undepleted channel, the drain current ID can be 
expressed as 
D D 0
dV(x)I q N b(x) Z
dx
= ⋅ ⋅µ ⋅ ⋅ ⋅                                                                                                   2-7 
 
where 0µ is the low-field electron mobility in the channel, and Z 
is the channel width. 
 
Combining the above equations, we get 
D D 0 Tbi GS Bbi BS
dV(x)I q Z N [a K (V V V(x) K (V V V(x)]
dx
= ⋅ ⋅ ⋅µ ⋅ ⋅  − ⋅ − + − ⋅ − +    2-8 
 
Then integrating both sides of (8) with respect to x yields 
DSV
D Tbi GS Bbi BS0
I M [a K (V V V(x) K (V V V(x)]dV(x)= ⋅ − ⋅ − + − ⋅ − +∫                  2-9 
 





Carrying out the integration, we have 
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3 3 3 3
2 2 2 2
D DS GTbi DS GTbi GBbi DS GBbi
2 2I M {a V K [(V V ) V ] K [(V V ) V ]}
3 3
= ⋅ ⋅ − ⋅ ⋅ +  − − ⋅ ⋅ + −  
                                                                                                                                                           2-10 
 
where 
GTbi Tbi GSV V V= −  ,  GBbi Bbi BSV V V= −  
 
This expression describes the JFET current-voltage 
characteristics in the linear region having independent top and 
bottom gate biases. 
 
As VDS is increased, the space-charge-region thicknesses 
associated with the top and bottom gates increase toward the 
drain region, and finally the channel near the drain region (y = 
L) is pinched off. At this point, the current can no longer 
increase nearly linearly with VDS. It is called current saturation, 
and VDS causing the channel pinch-off at y = L is called the drain 
saturation voltage Vsat. Note that (10) is only valid for VDS below 
Vsat. 
 
The drain saturation voltage can be derived as the drain voltage 




sat Tbi PB GS PB PT PB PT PT PB TBi PB PT GS PB PT
PT PB
1
2 2 2 2 2 2
PT Bbi PB PT BS PB Tbi PB GS PB PT PB Bbi PB BS PB
PT Bbi PT B
VV { V V V V V V V [ 2 V V 2 (V V V V V V
V V
V V V V V V V V V V V V V V V V ) ]
V V V V
= − ⋅ + ⋅ + ⋅ + ⋅ ⋅ − ⋅ ⋅ + ⋅ ⋅ ⋅ − ⋅ ⋅
−
         − ⋅ ⋅ + ⋅ ⋅ − ⋅ + ⋅ + ⋅ + ⋅ − ⋅
         + ⋅ − ⋅ S PT PB}/( V V )− +

























Thus, for the saturation operation (VD > Vsat), (10) is still 
applicable but VD in (10) needs to be replaced with Vsat. This will 
give rise to a constant drain current versus the drain voltage.  
 
As VDS increases beyond Vsat, however, the pinch-off point moves 
toward the source region, a larger voltage drop appears across 
the pinch-off region, and the drain current increases slightly 
with increasing VDS. This effect, called the channel-length 
modulation, can be modeled by including the channel-length 
modulation coefficient λ in the drain current equation in (10). 
Thus, the drain current in the saturation region becomes 
3 3 3 3
2 2 2 2
D sat GTbi sat GTbi GBbi sat GBbi DS
2 2I M {a V K [(V V ) V ] K [(V V ) V ]} (1 V )
3 3
= ⋅ ⋅ − ⋅ ⋅ + − − ⋅ ⋅ + − ⋅ − λ ⋅  
                                                                                                                                                              2-12 
 
The piecewise model for the linear and saturation regions 
discussed above (Eqs. (10) and (12)), however, often causes 
abrupt drain current changes at the crossover point from the 
linear to saturation region, thereby leading to discontinuities 
in the first and second order derivatives in the vicinity of the 
transition region and consequently possible divergence in 
simulations. 
 
To resolve this problem, we follow an approach in [8] and use a 
single equation for both the linear and saturation regions. This 
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is done by using (12) and replacing Vsat and VDS in (12) with the 




Vlog[1 exp(B (1 ))]





                                                                             2-13 
 
Here B is the smoothing coefficient. The resulting equation is 
3 3 3 3
2 2 2 2
D Deff GTbi Deff GTbi GBbi Deff GBbi DS
2 2I M {a V K [(V V ) V ] K [(V V ) V ]} (1 V )
3 3
= ⋅ ⋅ − ⋅ ⋅ + − − ⋅ ⋅ + − ⋅ −λ⋅  
                                                       2-14 
 
2.2.2 Subthreshold Region 
 
For a given VDS and sufficiently large top and bottom gate 
voltages, the entire channel can become the space-charge region, 
and the JFET operates in the so-called subthreshold region. The 
drain current in such a region depends exponentially on the gate 
voltage. The subthreshold operation is very important in analog 
JFET circuits [9]. 
 
To obtain a single expression for the above-threshold and 
subthreshold drain currents, we propose to replace the top and 
bottom gate voltages VGS and VBS in (14) with the following 
effective gate voltages VGSeff and VBSeff. The expression has the form 
of 


















⋅ ⋅ + ⋅
= +
− −
+ ⋅ − ⋅

















⋅ ⋅ + ⋅
= +
− −
+ ⋅ − ⋅
                                                                   2-17 
 
where IDS is the comprehensive and single expression for the 4-
terminal JFET’s drain current covering both the above-threshold 
behavior, including the linear and saturation regions, and the 
subthrehold behavior, ID is the drain current in (14), VP is the 
pinch-off voltage, n and M are swing factors, and Voff is the 
offset voltage adjusting VP. 
 
To demonstrate the improvement this work provided, a comparison 
of the present and existing JFET dc models with respect to the 
compactness, continuity, comprehensiveness, and number of JFET 
terminals is given in Table 1. 
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Compactness Yes No Yes Yes Yes 
One-piece model Yes No No No Yes 
Continuity Yes No No No Yes 











2.3 Parasitic Components Modeling 
 
The JFET’s parasitic capacitances and resistances are 
schematically illustrated in Fig. 2-1, and a complete equivalent 
circuit of the JFET, including the drain current source, 
parasitic components, and top- and bottom-gate leakage currents 
is shown in Fig. 2-3. 
 
 
Figure 2-3 Equivalent circuit of the 4-terminal JFET including 
the drain current source, parasitic capacitances and resistances, 
and gate leakage current sources. 
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2.3.1 Junction Capacitances 
 
As shown in Fig. 2-3, there are four junction capacitances in a 
JFET cell: two associated with the top gate and the others 
associated with the bottom gate. All these capacitances can be 
described with the same junction capacitance model, only the bias 
and area for the different capacitances are different.  
The junction capacitance C (in F/cm2) of a space-charge region 
can be obtained from [10-11] 
dC E(0)
dV
= ε ⋅                                                                                                                                 2-18 
 
whereεis the dielectric permittivity of silicon and E(0) is the 
electric field at the metallurgical junction. To derive such a 
capacitance model, let us first look at the one-dimensional 
charge density in the space-charge region: 
(x) q (p(x) n(x) N(x))ρ = ⋅ − +                                                                                                    2-19 
 
Where ρ(x)  is the charge density, and N(x) is ND(x) in the n-type 
space-charge region or NA(x) in the p-type space-charge region. 
Let nxx −= denotes the boundary of n-type space-charge region, and 
pxx −= denotes the boundary of the p-type space-charge region. 
Assuming nondegeneracy, the electron and hole densities are 
FN C
C





                                                                                                        2-20 
V FP
C





                                                                                                        2-21 
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EFN and EFP are the quasi-Fermi levels for electrons and holes, NC 
and NV are effective density of states in the conduction band and 












= − ψ                                                                                                                              2-23 
where Ψ(x) is the electrostatic potential. Inserting (22) and 




E Eq V q Vq qd q 2 2 2 2(x) [N exp( ) N exp( ) N ]
dx k T k T
⋅ ⋅
− ⋅ψ − + ⋅ψ − +
ψ = − ⋅ ⋅ − ⋅ −
ε ⋅ ⋅
 




E Eq V q Vq qd q 2 2 2 2(x) [N exp( ) N exp( ) N ]
dx k T k T
⋅ ⋅
− ⋅ψ − + ⋅ψ − +
ψ = − ⋅ ⋅ − ⋅ −
ε ⋅ ⋅
 
                                         for x>0       2-25 
 
The electric field E in the space-charge region can be derived 
using (24) and (25) with the following boundary conditions: 
n p
d d( x ) (x )
dx dx




d d( x ) (x )
dx dx
ψ − = ψ                                                                                                              2-27 
 
Putting the resulting E into (18) yields a physics-based but 
fairly complex expression for the junction capacitance [10]. 
However, Verilog-A requires that the displacement current passing 
through a capacitance be described by the charge Q in the space-
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charge region. Based on the capacitance expression and some 
simplifications, a new charge-based model for the top-gate space-




V VQ(V) 2 C V [X(V) V ] [X(V) (1 )]
V V
⎧ ⎫⎪= ⋅ ⋅ ⋅ − − + ⋅ −⎨ ⎬
⎪ ⎭⎩
                                2-28 
where 
C V TbiA DT
Tbi
A DT T
N N V VN NX(V) ( ) exp( ) 2V
N N 2 2V
+ −+
= ⋅ ⋅ +
⋅










                                                                                                      2-30 
 
The junction capacitance of the top-gate space-charge region can 
be obtained by taking the derivative of the charge Q with respect 




1 d 1 d 1C(V) C V X(V) [ X(V) ]V V[X(V) V ] dv dv V[X(V) (1 )]
V V
⎫⎧
⎪⎪⎪ ⎪= ⋅ ⋅ ⋅ − ⋅ −⎨ ⎬−⎪ ⎪+ −
⎪ ⎪⎩ ⎭
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The same approach is applicable for deriving the charges and 
capacitances associated with the bottom gate as well, provided 
the parameters are changed accordingly. Note that the present 
capacitance has a single expression, which eliminates possible 
discontinuities in the first and second order derivations at the 
transition points. Furthermore, it has no fitting parameter and 
satisfies charge conservation requirement. Table 2 compares the 
present model with several existing models [3, 10-13]. 
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Table 2 Comparison of the propose and previous capacitance models 
  McAndre
















Yes No Yes Yes Yes Yes 
Charge 
conservation 
Yes No No Yes Yes Yes 
One-piece 
model 
Yes Yes Yes No Yes Yes 
 
2.3.2 Gate Leakage Currents and Series Resistances  
 
There are four gate leakage currents; two associated with the top 
gate and two associated with the bottom gate, as shown in Fig. 2-
2. The traditional ideal diode model can be utilized to describe 
the JFET’s gate leakage currents. For the top gate, the leakage 
currents have a general form of  
leak ss
T
VI i [exp( ) 1]
n V
= ⋅ − −
⋅
                                                                                                            2-32 
p2 n
ss i
D n AT p
DDi q A n ( )
N L N L
= − ⋅ ⋅ ⋅ +
⋅ ⋅
                                                                                           2-33 
 
where Ileak is the leakage current, V is the bias between the top 
gate and drain/source, iss is the reverse saturation current, n is 
the ideality factor, Dn and Dp are the electron and hole diffusion 
coefficients, respectively, and Ln and Lp are the electron and 
hole diffusion lengths, respectively. For the leakage currents 
associated with the back gate, NAT is replaced with NAB in (33). 
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For the modeling of JFET series resistances, because the gate 
doping is relatively high, the gate series resistance can be 
neglected, and only the source and drain series resistances are 
considered. These resistances can be derived from 






                                                                                                                            2-35 
 
2.4 Model Parameter Extraction 
 
Since the present JFET model is developed from relevant device 
physics, the number of fitting parameters is minimal, and a great 
majority of model parameters are related to the device make-ups 
(dimensions, layer thicknesses, etc.) and can be readily obtained 
from the topology and cross section of JFET. 
 
A few model parameters need to be extracted from measured data or 







2.4.1  Channel Length Modulation Coefficient λ 
  
The channel length modulation coefficient λ affects the I-V curve 
slope in the saturation region. As shown in Fig. 2-4, this 
coefficient can be determined by first extrapolating a family of 
I-V curves to the x-axis, which yields several intersections, and 
then taking the reciprocal of the averaged intersection values. 














Figure 2-4 Extrapolation of I-V curves for the determination of 
the channel length modulation coefficient 
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2.4.2  Smoothing Coefficient B  
 
The parameter B is used to ensure a smooth transition from the 
linear to saturation region. It is empirically determined and 
typically has a value around 1 to 2. The relationship between the 
effective drain voltage and drain voltage as a function of B (see 
Eq. (13)) is shown in Fig. 2-5(a), and the effect of B on the I-V 
characteristics is shown in Fig. 2-5(b). 
Figure 2-5(a) Effective drain voltage vs. drain voltage 
characteristics plotted as a function of smoothing function  
 
 
















Figure 2-5(b) Effect of smoothing function on the current-voltage 
characteristics 
 
2.4.3 Doping Density  
 
Doping densities in the top-gate, channel and bottom-gate layers, 
which are not uniform, are key parameters for JFET modeling. 
Averaged doping densities are used in our model, which can be 
extracted by first fitting the non-uniform doping profile with 
polynomials, as shown in Fig. 2-6, carrying out the integration 
of the polynomials along the length of that region, and then 
dividing the result with the region length. This approach can be 
a little bit too time consuming, and our experiences suggest that 




















the averaged doping density can be estimated as about 80% of the 
peak value of the doping density. 
























Figure 2-6 Exact and fitted doping profiles for the determination 
of the averaged doping density 
 
2.5 Model Implementation and Results 
 
The preceding sections have outlined the development of a compact, 
physics-based, and comprehensive model for independent top- and 
bottom-gate JFETs. We have implemented the model equations into 
Cadence Spectre using a description language called Verilog-A.   
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To verify the model developed, we consider a CMOS process-based, 
n-channel JFET technology used at Texas Instruments. All the 
parameter values extracted and used for model calculations are 
listed in Table 3. 
 
Table 3 Parameters used in the JFET model calculations 
 
Fig. 2-7(a) compares the JFET current-voltage characteristics 
calculated from the model and obtained from measurements. 
Comparison of I-V characteristics simulated from SPICE JFET model 
and obtained from measurements is illustrated in Fig. 2-7(b). An 
improved accuracy of the present JFET model is demonstrated. To 
examine the continuity of the I-V curves, the first and second 
derivatives of the drain current with respect to the drain 
voltage are also calculated and presented in Figs. 2-8(a) and (b), 
respectively. The results of SPICE JFET model are also included 
in the figures. Clearly, the present model offers much improved 
smoothness over the conventional model on the I-V characteristics. 
Fig. 2-9(a) shows the calculated and measured above-threshold and 
subthreshold behavior of the JFET, and Fig. 2-9(b) compares the 
λ = 7.898x10-4 1/V B = 1.2  ε = 11.8x8.85x10-14 Q = 1.6x10-19 C 
NAT  = 6x1019 cm-3 ND = 3x1016 cm-3 NAB = 3x1018 cm-3 ni = 1.45x1010 cm-3 
a = 0.9 µm k = 1.38x10-23 J/K T = 300 K µ0 = 650 cm2 V/s 
L = 27 µm  Z = 90 µm  nT = 9.5 MT = 0.005 
VoffT = 2 V VpT = -10.516 V nB = 24.5 MB = 0.045 
VoffB = 0 V VpB = -4.956 V   
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results obtained from SPICE model and measurements. Again, the 
present model demonstrates a better accuracy than the existing 
model. To illustrate the model capability in four-terminal 
operations, we have shown in Fig. 2-10 calculated and measured 
above-threshold and subthreshold behavior of the JFET biased at a 
wide range of the top-gate voltages and two different bottom-gate 
voltages.  
 
The capacitance-voltage characteristics are shown in Fig.2- 11. 
Here, the top-gate to source junction capacitance is considered, 
and the present model is compared against several existing models. 
The results indicate that the present model predicts a physically 
sound junction capacitance which peaks just before the junction 
built-in voltage (i.e., 0.95 V) and decreases quickly toward zero 
as the voltage approaches the built-in voltage (i.e., where the 
space-charge region vanishes). Device simulation using Silvaco 
software tool has been performed to examine the accuracy of the 
model up to a relatively small forward voltage (i.e., before the 
build-in potential). Furthermore, the present charge-based model 
satisfies the condition of charge conservation (i.e., total 
charge in the space-charge region approaches zero as the voltage 
is approaching the built-in voltage), as evidenced by the results 














Figure 2-7(a) JFET current-voltage characteristics calculated 
from the present model and obtained from measurements.  
 




































Figure 2-7(b) I-V characteristics obtained from SPICE JFET model 
and measurements 
 
























Figure 2-8(a) First derivative of drain current with respect to 
drain voltage obtained from the present and SPICE models 
 



















Figure 2-8(b) Second derivative of drain current with respect to 
drain voltage obtained from the present and SPICE models 
 











































Figure 2-9(a) Above-threshold and subthreshold I-V 






















































Figure 2-9(b) Above-threshold and subthreshold I-V 
characteristics calculated from the SPCE model and obtained from 
measurements. 
 







































Figure 2-10 Above-threshold and subthreshold I-V characteristics 
for a wide range of the top-gate voltages and two different 
bottom-gate voltages calculated from the present model and 


































Figure 2-11 Comparison of normalized C-V curves obtained from the 
present model, previous models, and Silvaco Atlas simulation. The 
junction built-in potential is 0.95 V.   
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Figure 2-12 Total charge in the space-charge region calculated 




Junction field-effect transistor (JFET) is a versatile device for 
various applications because of its two independent gates and low 
noise characteristics. However, JFET modeling has not received a 
great deal of attention in the past. An updated, comprehensive, 
and compact 4-terminal JFET model has been presented in this work. 
Issues such as current-voltage continuity, subthreshold behavior, 
four-terminal operations, and reduction of fitting parameters 
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have been addressed. Experimental data obtained from CMOS 
process-based, n-channel JFETs have been used to verify the 
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CHAPTER THREE:  





The source drain current we derived in Chapter Two, Equation 2.12, 
doesn’t consider the velocity saturation effect, which is very 
important for short channel devices. In this chapter, we derive a 
new current equation including such an important effect. 
 
3.2 DC Modeling 
 
An idealized diagram for a portion of the JFET device in the 
linear regime is shown in Fig. 3-1, depicting the conducting 
channel sandwiched between two space-charge regions (shaded 
regions in Fig. 3-1) associated with the top and bottom gate to 
channel junctions. Device dimensions that are critical to the 
JFET behavior are the channel length L, channel width W, channel 
thickness H(x), top space-charge-region thickness XT, and bottom 
space-charge-region thickness XB. The steady-state current-
voltage characteristics of a JFET is conceptualized into three 
different regions: the linear region, where the drain-to-source 
voltage VDS is relatively small (i.e., less than the saturation 
voltage) and the drain current ID increases considerably with VDS; 
the saturation region, where VDS is relatively large (i.e., above 
 55
the saturation voltage) and ID is a weak function of VDS; and the 
cut-off region, where the entire channel is depleted (the channel 
from the left to right becomes the depletion region, Fig. 3-1) 
and ID is an exponential function of the gate voltage. In the 
remainder of the chapter, the drain, gate and bulk terminal 
voltages, as well as the local channel voltage V(x) are 
referenced to the source voltage. 
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Figure 3-1 JFET device with applied drain, top-gate and back-gate 
voltage. Shaded regions denote the top and bottom-gate space-
charge regions. 
 
3.2.1 Drain Current in Linear Operating Mode  
 
The drain current in the linear region of operation is due to the 
conduction of electrons in the undepleted channel is expressed as: 
( ) ( )D eff DI qW N H x x= − ν                                                                                                                   3-1 
 
where q is the electron charge, ND is the channel doping density. 
Weff is the effective channel width given by: 
eff offsetW W W= −                                                                                                                                     3-2 
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where W is the channel width and Woffset is the channel width offset. 
Similarly,  
eff offsetL L L= −                                                                                                                                        3-3 
 
where L is the channel length and Loffset is the channel length 
offset. 
H(x) is the undepleted channel thickness given by: 
( ) T BH x HC X X= − −                                                                                                                      3-4 
 
where HC is the metallurgical channel thickness and X is gate to 
channel space-charge region’s thickness (superscripts T and B 
denote top and bottom gates, respectively). The space-charge 
region thickness follows the general expression, written for the 
top-gate: 
( )( )T T Tbi TGX K V V V x= − +    with 2 ( )T T Ts A D A DK N q N N N= ε +                              3-5 
 
where VTbi is the gate junction built-in potential, N
T
A is the top-
gate doping density and sε is the silicon permittivity, VTG is the 
top gate voltage. 
 
The carrier drift velocity is given by [10]: 
( )( ) ( )1
sat





µν                                                                                                                                   3-6 
where µ is the low-field electron mobility in the channel, E(x) 
is the electrical field, and Esat corresponds to the critical 
electrical field at which the carrier velocity becomes saturated. 
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Substituting (2) through (6) in (1), expanding the square root 
term and take the first two terms, the collecting like terms give: 
( ) ( ( ))( )1
D
sat
E xI A M N V xE x
E
⋅
= − ⋅ ⋅ − ⋅
+
µ
                                                                                               3-7 
 
where D effA q N W= ⋅ ⋅ , 
T T B B
bi TG bi BGM HC K V V K V V= − ⋅ − − ⋅ −  
1 1
2 21 1( ) ( )
4 4
T T B B
bi TG bi BGN K V V K V V
− −
= ⋅ ⋅ − + ⋅ ⋅ −                                                                3-8 
 






I dV xE x I dxA M N V x
E
= − =
⋅ ⋅ − ⋅ +µ
                                                                           3-9 
 
By integrating equation (7) from x=0 to x=Leff and V(x)=VS to 









I M V N VV
E L
⋅




                                                                                     3-10 
 
This equation is only valid for a range of drain biases that do 
not force the top and bottom depletion regions to contact each 
other (i.e., no channel pinch-off). 
 
3.2.2 Drain Current in Saturation 
 
As VDS increases, the space charge regions expand until the drain 
end of the channel is pinched off, and ID increases slightly with 
VDS beyond this point. The drain bias for which the channel is 
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pinched off, VDsat, is obtained by differentiating equation (10) 
and letting 0D DSdI dV = , [8]:  
21 ( 2 2 ( ) )
2Dsat sat sat eff sat eff
V N E N E L N M E L
N
= ⋅ − ⋅ ⋅ + ⋅ ⋅ ⋅ + ⋅ ⋅ ⋅
⋅
                                    3-11 
 
We can extend the validity of equation (10), to VDS > VDsat, by 
replacing VDS with the effective drain voltage VDeff [8]. This 
function provides a smooth second-order differentiable transition 
of the drain current with respect to applied VDS around VDsat; it is 
expressed as follows: 












                                                                           3-12 
 
where B is a smoothing parameter which controls the curvature in 
the transition region and usually has a value around 1. Thus 
replacing VDS with VDeff in (10) yields a single equation to 
describe both the linear and saturation current-voltage 
characteristics of a four-terminal JFET. 
 
When VDS increases beyond VDsat, the drain current is not strictly 
independent of drain to source bias. The pinched-off part of the 
channel extends toward the source, reducing the effective channel 
length. This channel-length modulation effect is adequately 
modeled for the JFET technologies used in this work with the 
simple introduction of a coefficient λ. Thus, the term (1 + λVDS) 
accounting for the channel length modulation is multiplied to 
equation (10).  
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3.2.3 Drain Current in Cut-off Condition 
 
For sufficiently large top and bottom applied gate voltages, the 
entire channel becomes depleted (i.e., channel cut-off) and the 
drain current exhibits an exponential decay characteristic due to 
the barrier mode behavior [11]. This behavior is included in the 
drain current in equation (10) using, written for the top gate, 







V m V V
m V
⎛ ⎞⎛ ⎞−
= + +⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
                                                                                3-13 
 
where VT is the thermal voltage, VP is the pinch-off voltage, m is 
the swing factor. The superscript T identifies that the 
parameters are related to the top gate. The pinch-off voltage is 
determined from the transition point between the above-cut-off to 
cut-off regions. Thus VP
T can be calculated from equation (4) by 





p bi bi BGT
HC KV V V V
K HC
= − ⋅ − ⋅ −                                                                                3-14 
 
The graduate transition from the conduction to the cut-off 
regions is explained by the physics that, while the entire 
channel becomes the depletion region, the horizontal electric 
field can still induce a current governing by the space-charge-
limited flow [4]. The device under such a condition is similar to 
a metal-insulator-metal system. The insulator does not conduct a 
significant current because there are very few free carriers 
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available, and the current flow is space-charge limited because 
the injected carriers from the metal can be neutralized by the 
free carriers of opposite sign. 
 
Replacing the drain voltage with the effective drain voltage and 
the gate voltages (top and bottom gate voltages) with the effect 
gate voltages in (10) thus constitutes a single expression that 
describes all the linear, saturation, and cut-off characteristics 
of four-terminal JFETs. In addition, the introduction of VDSeff and 
VTGeff ensure smooth transitions among all these regions.    
 
The FJFET model has the capability of four-terminal operations 
and the description of DC characteristics, including all the 
linear, saturation, and cut-off regions, using a single 
expression, thus making the FJFET model compact and robust for 
analog circuit simulations. 
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Figure 3-2 Equivalent circuit of the four-terminal JFET 
describing the drain current source, parasitic capacitances and 
resistances, and gate leakage current sources. 
 
The four JFET parasitic capacitances, shown in Fig. 3-2, can be 
described with a physics-based but fairly complex expression [12-
14]. For a junction, the charge stored in the neutral regions 
(NR), formed by minority carriers injected into NR is determined 
by the formula: 




= ⋅ − ⋅
⋅
τ                                                                                                    3-15 
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where IS is the gate saturation current, n is the ideality factor, 
andτis the diffusion time constant. 
To derive such a depletion charge model, let us first look at the 
one-dimensional charge density in the depletion region: 
( ) ( ( ) ( ) ( ))x q p x n x N x= ⋅ − +ρ                                                                                                        3-16 
 
where ρ(x) is the charge density, and N(x) is ND(x) in the n-type 
depletion region or -NA(x) in the p-type depletion region. Let 
nxx −= denotes the boundary of n-type depletion region, and 
px x= denotes the boundary of the p-type depletion region. 
 









= −     and  ( ) ( )dE x x
dx
ψ= −                                                                     3-17 
 
where Ψ(x) is the electrostatic potential, εs is the permittivity 
of silicon. Using Fermi-Dirac statistics and assuming 
nondegenerate conditions, we obtain 
2
2 ( ) [ exp( ) exp( ) ]
V fp fn C
V C A
E E E Ed qx N N N




= − ⋅ ⋅ − ⋅ −
⋅ ⋅
     for 0<x<xp                3-18 
2
2 ( ) [ exp( ) exp( ) ]
V fp fn C
V C D
E E E Ed qx N N N




= − ⋅ ⋅ − ⋅ +
⋅ ⋅
    for -xn<x<0     3-19 
 
where NC and NV are the effective electron and hole densities of 
states. Efn and Efp are the quasi-Fermi levels for electrons and 
holes. 
With the following boundary conditions, 
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( ) ( )n p
d dx x
dx dx
ψ ψ− =    and  
2 2
2 2( ) ( )n p
d dx x
dx dx
ψ ψ− =                                                           3-20 
 
We arrive at the depletion charge formula for the junction 
related to the top gate:  
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where 
( ) ( )( )2 exp
2 2
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D A C VT TG bi
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N N V
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                                                                                                              3-23 
 
where A is the portion of the junction area associated with the 
capacitance considered, NTA and ND are the top-gate and channel 
doping density. 
 
Thus, the total charge can be expressed as: 
( ) ( ) ( )d sQ V Q V Q V= +                                                   3-24 
 
The first and second terms on the right-hand side of (24) denote 
the charges associated with the space-charge region and quasi-
neutral region, respectively. As such, both the junction and 
diffusion capacitances are accounted for in the model. The total 
junction area for each gate is partitioned equally between drain-
side and source-side, however, the model allows for different 
partitioning schemes. For simplicity, only the top gate 
capacitance model has been illustrated, the back gate uses 
basically the same equation for the model. 
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Differentiating equation (24) with respect to voltage yields the 
expression for the junction and diffusion capacitances. Note that 
equation (24) is formulated as a single expression that respects 
charge conservation and features a continuous derivative that 













Figure 3-3 Noise equivalent circuit of the four-terminal JFET. 
 
3.4 Noise Modeling 
 
Low noise is one big advantage of JFET compared to MOSFET due to 
the lack of oxide/silicon interface. However, it would be of 
great help to circuit designers if the model can predict the 
noise behavior of the JFET. Fig. 3-3 is the noise equivalent 
circuit we are using in this model.  
 












= ⋅∆                                                                               3-25 
where k is the Boltzmann  constant, f∆ is the noise bandwidth. 
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= ⋅ − ∆ + ∆                                        3-26 
 
where gTm and g
B
m are the transconductance of top gate and bottom 
gate respectively, gDS is the device conductance, KF is the 
flicker noise proportional factor, AF is the current exponent 
coefficient, f is the frequency at which the flicker noise is 
calculated. 
 
3.5 Model Implementation and Results 
 
The FJET model has been implemented in Verilog-A, which provides 
a convenient interface to Cadence circuit design framework. The 
model parameters were optimized to fit an N-channel JFET 
processed in a CMOS technology used at Texas Instruments. 
 
Figs. 3-4(a) and (b) illustrate that using the FJFET model allows 
obtaining a good fit to experimental data for JFETs with two 
different channel lengths of 27 and 4 µm. Fig. 3-5 illustrates 
the output conductance of the 27-µm JFET calculated from the 
FJFET model and obtained from measurements for a wide range of 
gate and drain voltages. The second derivative results of the I-V 
characteristics for the JFET are shown in Figs. 3-6, indicating 
the FJFET model yields a very smooth transition between the 
linear and saturation regions. The drain current versus the gate 
voltage characteristics from the conduction to cut-off regions is 
another key JFET performance. Figs. 3-7(a) and (b) show the very 
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good fit of the new model to experimental data for various top- 
and bottom-gate biases for the 27- and 4- µm JFETs.  
 
Fig. 3-8 shows the junction capacitance characteristics of the 
new model compared to the classic model and the simulation result. 
The FJFET model predicts a good fit to the simulation result, 
which peaks and decreases as the voltage approaches the built-in 
voltage. Note that the conventional capacitance model in SPICE 
predicts an infinite junction capacitance when the applied 
voltage approaches the built-in voltage. Fig. 3-9 compares the 
total capacitance (junction and diffusion capacitances) 





























 MEASUREMENT            
 FJFET MODEL
 
Figure 3-4(a) IDS vs. VDS characteristics obtained from FJFET model 















Figure 3-4(b) IDS vs. VDS characteristics obtained from FJFET model 
and measurement data 
 

















































Figure 3-5 Output conductance characteristics obtained from the 
FJFET model and measurement data 
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Figure 3-6 Second order derivative of the I-V characteristics 
obtained from the FJFET model and measurement data. 
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Figure 3-7(a) Drain current vs. gate voltage characteristics 
obtained from the FJFET model and measurement data.  
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Figure 3-7(b) Drain current vs. gate voltage characteristics 
obtained from the FJFET model and measurement data. 
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Figure 3-8 Junction capacitance vs. voltage obtained from the 
FJET model, the classic model and the simulation 
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Figure 3-9 Comparison between the total capacitance (junction and 
diffusion capacitances) calculated of the FJFET model and 





With the increased interest in their low-noise, low input bias 
current features, JFETs are nowadays incorporated into analog 
applications for which a higher level of model accuracy and 
stability is required in order to successfully predict chip 
performances. Unfortunately, JFET models currently implemented in 
commercial circuit simulators, while providing a good first-order 
approximation of overall device performance, lack the added 
required accuracy for analog applications. We have presented a 
new and compact four-terminal JFET model. The DC model is 
described via a unified equation that captures operation under 
all bias conditions and provides a high accuracy and continuity. 
The new model accurately reproduced the experimental data taken 
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C VF M M
F φ+
⋅ − + + ⋅
−
  when  J CV F φ> ⋅                                           4-1 
 
where CJ0 is the zero-bias junction capacitance, VJ is the 
junction voltage, φis the junction built-in potential, M is the 
junction gradient coefficient, and FC is a fitting parameter to 
prevent the junction capacitance from going to ∞ at VJ = φ. 
 
In this two-piece regional model, the junction capacitance 
monotonically increases with increasing junction bias, and it 
unphysically implies that the depletion charge, determined by the 
integration of Eq. (1), approaches ∞ when in fact the depletion 
region vanishes at VJ = φ . Moreover, the derivative of this 
junction capacitance is discontinuous at J CV F φ= ⋅ . 
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A single-piece, C ∞ -continuous junction charge and capacitance 
model that overcame these problems was derived recently [2]. The 
model fits capacitance data for a wide range of bias conditions 
and through the region where the junction capacitance changes 
from being dominated by junction capacitance to being dominated 
by diffusion capacitance. The charge model was given as [2] 









− −⋅= ⋅ − − −
−
                                                                       4-2 
 
Differentiating Eq. (2) yields the junction capacitance model: 
    











∂−                                                                                          4-3 
where  
1( ) ln(1 exp( ( )))L J JV V R A V RA
φ φ= ⋅ − ⋅ + − ⋅ − ⋅                                                                       4-4 
 
R is a parameter with value close to 1, and A is a parameter that 
governs how tightly VL(VJ) approaches the corner at VJ = Rφ. 
 
This model is accurate for typical junction capacitances in 
diodes, bipolar junction transistors, and MOSFETs. However, in 
some four-terminal JFETs, the junction capacitance exhibits an 
abrupt drop-off when the drain/gate bias induces channel pinch-
off. Both the capacitance models in SPICE [1] and in [2] are not 
capable of describing such a behavior.  
In this chapter, we present an improved junction capacitance 
model which maintains all the advantages of the model in [2] but 
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also includes the capacitance drop-off effect. The new model is 
also extended to be applicable for different temperatures.  
 
4.2 New Capacitance Model Development 
 
 
Figure 4-1 N-channel JFET device with applied drain, top-gate and 
back-gate voltages. Shaded regions denote the top and bottom-gate 
space-charge regions. 
 
An idealized diagram for a portion of the JFET device is shown in 
Fig. 4-1, depicting the conducting channel sandwiched between two 
space-charge regions (shaded regions in Fig.4-1) associated with 
the top and bottom gate to channel junctions. In the Fig., L is 
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the device channel length, and the conducting channel thickness H 
is given by: 
( ) T BH x HC X X= − −                                                                                                                    4-5 
 
where HC is the metallurgical channel thickness and X is the gate 
to channel space-charge region’s thickness (superscripts T and B 
denote top and bottom gates, respectively). Let us focus on the 
top-gate junction. The space-charge region thickness follows the 
general expression, written for the top-gate: 
( )( )T T T TGX K V V xφ= − + ,   with  DTADTAsT N)NN(qN2K +ε=                            4-6 
 
where 
Tφ is the top-gate junction built-in potential, V(x) is the 
local channel voltage referenced to the source voltage, NTA is the 
top-gate doping density, s
ε
is the silicon permittivity, and VTG 
is the top-gate voltage. 
 
When the channel pinch-off occurs in the JFET near the drain end, 
the depletion regions associated with the top- and bottom-gate 
touch each other and all the charges at the drain end are 
depleted. The top-gate junction capacitance is defined by the 
displacement of the charge in the junction with respect to the 
voltage variation. At and beyond channel pinch-off, charge 
displacement is absent in the junction region near the drain end, 
and this region no longer contributes to the total junction 
capacitance. As a result, a sudden drop-off of the junction 
capacitance is observed experimentally. 
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Because the JFET is biased with the gate voltage and the drain-
to-source voltage VDS, we use the gate-to-drain voltage VGD as the 
bias variable and introduce the concept of the effective gate-to-
drain voltage VGDeff to model the JFET junction capacitance drop-
off effect: 
1( ) ( ( ))LGDeff GD GDV V f V V
−=                                                                                                              4-7 
 
where  
21( ) [ [( ) ( ) 4 ]] (1 )
2p p p p
f y V y V C y V C C V yα= + − − + − − − ⋅ ⋅ ⋅ + ⋅                                   4-8 
 
and Vp is the gate-to-drain voltage at which the channel pinches 
off at the drain end and at which the capacitance drops off. Vp 
can be derived from Eqs. (5) and (6) by letting H = 0 at the 
drain end. Also, VL(VGD) has the same form as the expression in Eq. 
(4), and C and α are fitting parameters that govern the 
capacitance curve in the transition between below and beyond 
channel pinch-off. Fig. 4-2 shows the relationship between VGDeff 
and VGD for different C and α values. 
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 α =1.9 C=0.05
 α =3.9 C=0.55




Figure 4-2 Effective gate-to-drain voltage VGDeff plotted as a 
function of VGD for different parameter values 
 
Replacing VJ and V
L(VJ) in Eq. (2) with VGD and VGDeff(VGD), 
respectively, the new charge and capacitance expressions are 
obtained: 








− −⋅= ⋅ − − −
−
                                                              4-9 
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At and beyond channel pinch-off, VGDeff becomes more negative than 
VGD, and thus the new model yields a smaller junction capacitance 
(i.e., capacitance drop-off) than the existing models. Thus, the 
physics underlying the use of VGDeff is that the new capacitance 
model can accurately describe the capacitance drop-off behavior 
through the use of the effective voltage VGDeff when the channel 
pinch-off takes place in the JFET. Furthermore, the single 
expression for the junction capacitance in Eq. (10) ensures 
convergence for a wide range of bias conditions. 
 
The capacitance model can be made more comprehensive with the 
inclusion of the diffusion capacitance. Such a capacitance 
results from the diffusion charge stored in the neutral regions 
(NR), formed by minority carriers injected into NR, determined by 
the formula [3]: 





= ⋅ − ⋅
⋅
                                                                                                    4-11 
 
where IS is the junction saturation current, n is the ideality 
factor, and τ is the diffusion time constant. 
 
The total capacitance model, including both the junction and 
diffusion capacitances, is given by: 
( )( ) ( ) s GDtotal GD J GD
GD





                                                                                              4-12 
 
This new model thus describes the capacitance in both reverse and 
forward bias conditions with the drop-off phenomenon included. 
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Note that the new capacitance model requires two additional 
parameters, C and α, for modeling the capacitance drop-off at 
relatively large reverse gate voltages. These parameters can be 
easily extracted from the reverse-bias experimental data. The 
modeled capacitance-voltage curve outside the drop-off region was 
first fitted to the measured data by using a fixed C and 
optimizing α. Once a good agreement has been reached, then α was 
fixed and C was optimized until a good fit for the capacitance-
voltage characteristics around the drop-off region can be 
obtained. 
 
Fig. 4-3 shows the comparison of JFET junction capacitances 
obtained from the new model, existing model [2], and experimental 
data measured at Texas Instruments under the conditions of a 
frequency of 100 kHz, VDS = 1.5 V, and room temperature. The 
capacitance drop-off for VGD < -1 V is accurately predicted by the 
new model. Fig. 4-4 illustrates how the parameters C and α affect 
the behavior of capacitance drop-off. It can be seen that the 
drop-off becomes more significant when C is reduced, and the 
opposite occurs if α is reduced. Fig. 4-5 shows the effect of 
different VDS on the junction capacitance characteristics. Clearly, 
the capacitance drop-off is more prominent when VDS is increased. 
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Figure 4-3 Normalized junction capacitances obtained from the new 
model, existing model [2] and measurements under the conditions 
of frequency of 100 kHz, VDS=1.5 V, and room temperature. Values 
of fitting parameters for the new and old models are also listed. 
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Figure 4-4 Effect of the values of C and α on the behavior of 
junction capacitance drop-off 
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Figure 4-5 Normalized junction capacitance vs. voltage 
characteristics for three different VDS 
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To include the temperature effect, the following expressions are 
used [4]: 
( ) ( ) (1 )J J nomC T C T tcj T= ⋅ + ⋅∆                                                                                                      4-13 
 
( ) ( )nomT T tpb Tφ φ= − ⋅∆                                                                                                                 4-14 
 
where nomT T T∆ = − , tcj and tpb are the temperature coefficients 
for zero bias junction capacitance and built-in potential, 
respectively, and Tnom is the nominal temperature (normally the 
room temperature) at which all other parameters are extracted. 
 
Fig. 4-6 compares the new capacitance model and experimental data 
at three different temperatures. Again, the model results compare 
very favorably with the measurements.  
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Figure 4-6 Normalized junction capacitances obtained from the new 
model and measurements at three different temperatures under the 
conditions of frequency of 100 kHz and VDS=1.5 V. Parameter values 
used are also listed. 
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4.3  Conclusions 
 
 
A new junction capacitance model for junction field-effect 
transistors has been developed. It improved the previous models 
by adding the capability to describe accurately the capacitance 
drop-off phenomenon caused by the channel pinch-off. In addition, 
the present model is applicable for low and high temperature 
operations. The use of a single expression for the junction 
capacitance for a wide range of biases and temperatures 
eliminated the possibility of divergence in simulations. The 
model has been verified successfully against measured data taken 
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CHAPTER FIVE: 
COMPACT MODELING OF FOUR-TERMINAL JUNCTION FIELD  





Figure 5-1 Schematic of the N-channel JFET with full isolation 
and oxide top-gate. 
 
The junction field-effect transistors(JFET) have been widely used 
in high voltage and/or analog applications. Besides the 
traditional structure with p/n junction top- and bottom-gates, 
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JFETs having an oxide top-gate are also being used. Figure 5-1 
shows the cross section of such an N-Channel JFET. The JFET is 
fully isolated by the oxide box on the bottom and oxide trench on 
the sides, thus making it totally isolated from other devices on 
the wafer. This gives the following advantages over non-fully-
isolated JFET: 1) superb noise performance, 2) higher die 
densities due to the closer spacing between the devices, and 3) a 
higher voltage can be applied without the interaction between 
adjacent devices. In addition, instead of the typical p/n 
junction top-gate, the device uses the oxide top-gate to allow 
for a higher degree of flexibility in JFET operations for various 
analog circuit applications. 
 
The existing models [1-3] for the traditional p/n junction top- 
and bottom-gate JFET cannot adequately describe the behavior of 
the structure shown in Fig. 5-1. In this chapter, we will analyze 
the different operation modes of such a JFET and develop a 
compact model which takes into account the effect of the oxide 
top-gate. Experimental data measured at Texas Instruments will be 
included in support of the model development.  
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5.2 Modes of Operation 
 
In order to derive the model for predicting the dc 
characteristics of the JFET with an oxide top-gate, we will first 
need to analyze and understand its top-gate operation modes. The 
N-channel JFET shown in Fig. 5-1 will be considered, and the 
modeling approach applies generally to P-channel JFET as well. 
The device can enter into a number of operating modes including 
inversion, depletion, pinch-off, and accumulation depending on 
the doping density distribution, physical dimensions, and bias 
conditions. 
 
The channel region of the device in Fig. 5-1 is formed by 
implanting an n-type impurity in to a p-type silicon, which gives 
rise to a doping profile characterized by the Gaussian function 
[4]: 
2( ) exp( ( ) )
2 2
j pQ x RN x
πσ σ
−
= −                                                                                                      5-1 
 
where Qj is the implant dose, σ is the implant straggle, and Rp is 
the implant projected range. An equivalent box profile can be 
used to represent the Gaussian implant profile, and the channel 
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Figure 5-2 JFET doping density profile in the x direction (x=0 is 
the oxide-semiconductor interface). 
 
This equivalent box doping profile is shown in Fig. 5-2. The 
bottom-gate region is uniformly doped with an acceptor density of 
NA. A metallurgical junction exists at the interface between the 
channel and bottom-gate regions at a distance xj from the oxide-
semiconductor interface. The built-in voltage Vbi for the 
channel/bottom-gate junction is 
VGS VBS ND NA 















=                                                                                                                            5-4 
 
The top-gate oxide thickness is tox. The device has a nonzero 
flat-band voltage VFB due to the presence of surface states and 
the work function difference between the top-gate electrode and 
the semiconductor. The source and bottom gate voltages are 
denoted VS and VBS, respectively, while the top-gate and drain 
biases are VGS and VDS. The source is grounded and is the reference. 
 
With VGS - VFB > VDS + Vbi, the top-gate region is in the 
accumulation mode. Under this condition, electrons accumulate 
near the channel surface (oxide-semiconductor interface). As the 
top gate voltage VGS becomes more positive, the channel 
conductance increases because more electrons are attracted to the 
surface, and the drain current flowing between the drain and the 
source will increase with increasing VDS. 
 
Note that electrons in the channel have a lower mobility when the 
JFET is operating in the accumulation mode because of the 
existence of many surface states at the oxide-semiconductor 
interface. 
When VGS is reduced such that V(y) + Vbi > VGS - VFB, where V(y) is 
the channel potential at a y position along the channel, a 
partial depletion region appears in the surface region under the 
top gate. Electron accumulation only takes place between the 
source contact and the point y, and the region depleted of 
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electrons extends from the point y to the drain end. As a result, 
the surface region near the drain is no longer conductive. 
 
As VGS is reduced further, the surface depletion region will 
extend from the source to drain. This, together with the 
depletion region associated with the metallurgical junction of 
the bottom gate, forms a narrow conducting channel. Further 
reduction in the top-gate voltage and the bottom-gate voltage can 
cause the two depletion regions to overlap, a condition called 
the channel pinch-off. 
  
When the top-gate voltage of the JFET is reduced such that the 
surface potential at the oxide-semiconductor interface becomes 
sufficiently negative, a significant number of holes will be 
attracted to the surface. If a large enough negative top-gate 
voltage is applied, the density of holes at the surface will 
exceed the doping density of the channel region, and the entire 
surface region of the JFET is inverted. 
The different top-gate operating modes mentioned above will be 
analyzed in detailed in the following sections. 
 
5.2.1 Depletion Mode 
 
The depletion mode occurs when  
( )TH FB GS FB biV V V V V y V− < − < +                                                                                                 5-5 
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where VTH is the top-gate threshold voltage required to invert the 
surface, VGS is the top-gate potential, VFB is the flat-band 
voltage, V(y) is the channel potential, and Vbi is the top-gate 
built-in potential. The surface depletion region (0 < x < xs) and 
the bottom space-charge layer (xn < x < xj) will form a channel 
through which electrons can flow when a drain bias is applied. 
Fig. 5-3 illustrates the charge distribution in the x direction 




Figure 5-3 JFET one-dimensional structure with doping densities 
and the charge distribution in the x direction under the 
depletion mode (QS is the depletion charge in the surface region, 
and  Qn and Qp are the depletion charges in the bottom n-region 
and p-region space charge regions, respectively). 
 
VGS VBS ND NA 
gate oxide channel bottom gate 






xs xn xp -tox 
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The JFET cross section depicted in Fig.5-3 can be partitioned 
into the following regions:  
 
1) oxide region: -tox < x < 0; 
2) surface depletion region: 0 < x < xs; 
3) channel region: xs < x < xn; 
4) n-side space-charge region: xn < x < xj; 
5) p-side space-charge region: xj < x < xp; 
6) bulk region: xp < x < ∞. 
 
In order to determine the potential distribution, we must solve 








= −                                                                                                                                           5-6 
 
The appropriate boundary conditions for the regions are (i.e., 
the potential must be continuous at the boundaries): 
( ) |
oxx t GS FB
x V Vψ =− = −  
0 0
( ) | ( ) |
x x
x xψ ψ− += ==  
( ) | ( ) |
s sx x x x
x xψ ψ− += ==  
( ) | ( ) |
n nx x x x
x xψ ψ− += ==  
( ) | ( ) |
j jx x x x
x xψ ψ− += ==  
( ) |
px x BS
x Vψ = =                                                                                                                                   5-7 
 
Applying the Gauss’s law at the interfaces between regions, we 
obtain additional conditions at the boundaries: 
0 0
( ) | ( ) |ox sx xE x E xε ε− += ==  
( ) | ( ) |
s s
s sx x x x
E x E xε ε− += ==  
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( ) | ( ) |
n n
s sx x x x
E x E xε ε− += ==  
( ) | ( ) |
j j
s sx x x x
E x E xε ε− += ==  
( ) | ( ) |
p p
s sx x x x
E x E xε ε− += ==                                                                                                              5-8 
 
Solving the Poisson’s equation in each of these regions, we can 
determine the potential distribution as 
( ) ( ),GS FB ox oxx V V E x tψ = − − +                      0oxt x− < ≤  





qNx x tψ ψ
ε
= − −                             0 sx x< ≤  
( ) chxψ ψ=                                                     s nx x x< ≤  





qNx x xψ ψ
ε
= − −                            n jx x x< ≤  





qNx x x Vψ
ε
= − +                            j px x x< ≤  
( ) BSx Vψ =                                                                px x< ≤ ∞                                                        5-9  
 
where 
( ) ,ch biV y Vψ = +                                                                                                                                 5-10 
1/ 22( ( )( ( ) ))s An j bi BS
D A D
Nx x V y V V
qN N N
ε
= − + −
+
                                                                       5-11 
1/ 22( ( )( ( ) ))s Dp bi BS j
A A D
Nx V y V V x
qN N N
ε
= + − +
+
                                                                       5-12  
2 1/ 22( ( ) ( ) ) ( )s s ox s oxs ch GS FB
D ox ox




= − + + −                                                                   5-13 
 
Note that both the surface depletion region and n-side space-
charge layer increase with increasing channel potential. Also, 
the mobile electrons in the channel region are pushed away from 




5.2.2 Inversion Mode 
 
When the top-gate voltage of the JFET is reduced in such a way 
that the surface potential at the oxide-semiconductor interface 
becomes sufficiently negative, a significant number of holes will 
be induced near the surface. If a sufficiently negative top-gate 
voltage is applied, the density of holes at the surface will 
equal the channel doping density. The surface potential ψinv for 
this case is given by 
0( ) |x s invxψ ψ ψ= = =                                                                                                                           5-14 
 
We can determine an expression for ψinv by relating the hole 
concentration at the surface to the equilibrium hole 
concentration in the channel. The hole concentration at the 
surface is given by 




s Ap N e
ψ− −
=                                                                                                                            5-15 
 
where VT is the thermal voltage. At the onset of inversion, the 
surface hole concentration will become equal to the channel 
doping density: 
s Dp N≈                                                                                                                                              5-16 
 
Therefore, the surface potential at onset of inversion is 




ψ = +                                                                                                                    5-17 
In order to determine the top-gate voltage at which inversion 
occurs, we need to determine a relationship between VGS and the 
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surface potential ψs. The surface potential can in general be 
expressed as 
2
0( ) | 2
D
x s ch s
s
qNx xψ ψ ψ
ε=
= = −                                                                                                      5-18 
 
where xs is given as 
2 1/ 22( ( ) ( ) ) ( )s s ox s oxs ch GS FB
D ox ox




= − + + −                                                                 5-19 
 
For onset of inversion, ψs =ψinv and (20) becomes 




ε ε εψ ψ ψ
ε
− = − + +                                                      5-20 
 
Solving for VGS, the top-gate threshold voltage VTH for inversion 
is 
1/ 21 (2 ( ))TH FB inv s D ch inv
ox
V V q N
C









=                                                                                                                                             5-22 
( )ch biV y Vψ = +                                                                                                                                5-23 
 
Thus, when VGS < VTH, the surface at a point y along the channel 
will become inverted, and the hole inversion change Qinv will be 
induced near the surface.  
 
When the surface inversion becomes strong, the surface potential 
will not change much with a further decrease in the top-gate 
voltage, and the surface potential is said to be pinned. In other 
words, when the JFET is operating in the inversion mode, the 
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potential at the oxide-semiconductor interface remains pinned at 
ψinv and the potential variation throughout the semiconductor is 
independent of the top-gate voltage. A consequence of this 
surface potential pinning is that the surface depletion region, 
with the inversion layer of holes at the surface, also remains 
relatively constant and its thickness is given by 
1/ 2
max




ε ψ ψ= −                           for GS THV V<                                                   5-24 
 
The potential distribution in the channel depth direction under 
the inversion mode is essentially a special case of the depletion 
mode and can be determined by the following: 
( ) ( )GS FB ox oxx V V E x tψ = − − +                            0oxt x− < ≤  
2




qNx x xψ ψ
ε
= − −                            max0 sx x< ≤  
( ) chxψ ψ=                                                         maxs nx x x< ≤  





qNx x xψ ψ
ε
= − −                                n jx x x< ≤  





qNx x x Vψ
ε
= − +                                j px x x< ≤  
















=                                                                                                                      5-27 
 
If a channel exists between the surface depletion region and the 
n-side space-charge region at the onset of inversion, then it is 
impossible to pinch off the device with only the top-gate bias. 
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Pinch-off can only be achieved by decreasing the bottom gate 
voltage and increasing the drain voltage until the n-side space-
charge region widens and touches the surface depletion region. 
 
The charge distribution in the x direction at a point y along the 




Figure 5-4 One-dimensional structure with doping densities and 
the charge distribution in the x direction under the inversion 
mode. 
VGS VBS ND NA 















Figure 5-5 JFET doping density profile and the charge 
distribution in the x direction under the pinch-off mode 
 
When the surface depletion region and n-side space-charge region 
touch each other, the channel is pinched off. The charge 
distribution in the x direction under the pinch-off condition is 
shown in Fig. 5-5. At and beyond the point y where the channel is 
pinched off, there are no mobile charges, and the JFET can be 
partitioned into the following regions: 
 











xj Xs=Xn xp -tox 
 109
2) depleted channel region: 0 < x < xj; 
3) p-side space-charge region: xj < x < xp; 
4) bulk region: xp < x < ∞. 
 
The potential must be continuous at the boundaries, giving 
( ) |
oxx t GS FB
x V Vψ =− = −  
0 0
( ) | ( ) |
x x
x xψ ψ− += ==  
( ) | ( ) |
j jx x x x
x xψ ψ− += ==  
( ) |
px x BS
x Vψ = =                                                                                                                                     5-28 
 
From the Gauss's law, we can formulate the additional conditions: 
( ) | 0
oxox x t
E xε =− =  
( ) | 0
ps x x
E xε = =  
( ) | ( ) |
j j
s sx x x x
E x E xε ε− += ==  
0 0
( ) | ( ) |s sx xE x E xε ε− += ==                                                                                                                 5-29 
  
Using the one-dimensional Poisson's equation and the depletion 
approximation, together with the above boundary conditions, we 
can determine the potential distribution in the x direction at 
the point y where pinch-off occurs: 
( ) ( ),GS FB ox oxx V V E x tψ = − − +                                       0oxt x− < ≤  





qNx x xψ ψ
ε
= − −                                             0 jx x< ≤  





qNx x x Vψ
ε
= − +                                             j px x x< ≤  
( ) BSx Vψ =                                                                       px x< ≤ ∞                                              5-30 
 
where  
2 1/ 2( )(( ( ) )
2
oxA D
ch GS FB i BS BS
D
VN N V V V V V
N












= +                                                                                                                5-32 
2






= +                                                                                                             5-33 




ε ψ= − −
+
                                                                                  5-34 
( )Dp j j s
A
Nx x x x
N
= + −                                                                                                                     5-35 
 





Figure 5-6 JFET doping density profile and the charge 
distribution in the x direction under the accumulation mode. 
 
The accumulation of electrons in the surface region occurs when 
( )GS FB biV V V y V− > +                                                                                                                       5-36 
 
VGS VBS ND NA 
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The charge distribution in the x direction under the accumulation 
condition is shown in Fig. 5-6. Under such a condition, the JFET 
is partitioned into the following regions: 
1) oxide region: -tox < x < 0; 
2) surface accumulation region: 0 < x < xs; 
3) neutral channel region: xs < x < xn; 
4) n-side space-charge region: xn < x < xj; 
5) p-side space-charge region: xj < x < xp; 
6) bulk region: xp < x < ∞.  
 
Again, we can solve the Poisson's equation to determine the 
potential distribution within the oxide, channel, n-side space 
charge, p-side space charge, and bulk regions under the 
accumulation mode. In the accumulated surface region, the 
depletion approximation no longer applies, and we must use the 
Boltzmann relationship to describe the electrons in the region: 






non x n e
ψ ψ−
=                                                                                                                        5-37 
 
where nno is the equilibrium electron concentration, ψ(x) is the 
potential along the x direction, and ψch is the potential in the 
channel region (i.e., ψch =V(y)+Vbi). Combining the Poisson’s 
equation and the Boltzmann relation yields, 
12 ( ( ) )
2











= − = − −                           0 sx x< ≤                                        5-38 
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Using the above expression, the potential distribution within the 
accumulation region can be determined.  
 
In addition, we can obtain the following set of equation to 
describe the potential distribution in other regions:  
( ) ( )GS FB ox oxx V V E x tψ = − − +                                                   0oxt x− < ≤  









= − + +                          0 sx x< ≤  
( ) chxψ ψ=                                                                                 s nx x x< ≤  





qNx x xψ ψ
ε
= − −                                                        n jx x x< ≤  





qNx x x Vψ
ε
= − +                                                        j px x x< ≤  
( ) BSx Vψ =                                                                                                 px x< ≤ ∞                      5-39 
 
where Eox and ψs are determined by the simultaneous solution of  
( )1/ 2 1/ 22( ) ( 1)s chs T Dox
ox s
qV NE eβ ψ ψε
ε ε
−= −                                                                                        5-40 
s GS FB ox oxV V E tψ = − −                                                                                                                      5-41 
 
where 
( )ch biV y Vψ = +                                                                                                                                  5-42 
1 ( ( ) )








ψ ψε −−= −                                                                                        5-43 
1/ 22( ( )( ( ) ))s An j bi BS
D A D
Nx x V y V V
qN N N
ε
= − + −
+
 
1/ 22( ( )( ( ) ))s Dp bi BS j
A A D
Nx V y V V x
qN N N
ε
= + − +
+
                                                                      5-44 
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5.3 JFET Model Development 
 
In the section, a compact model to describe the JFET’s current-
voltage characteristics under the various operations will be 
developed.  
 
5.3.1 Linear Operation 
 
Consider only the drift tendency, the drain current in the JFET 
under the linear operation is given by 
( ) ( )DS eff
dVI W V Q V
dy
µ= −                                                                                                             5-45 
 
where Weff is the effective channel width, µ(V) is the voltage 
dependent mobility and Q(V) is the net mobile charge in the 
conducting channel. 
 
Under conditions of surface accumulation, the charge Q(V) is  
( ) acc acctotal n iQ V Q Q Q Q= = + +                                                                                                      5-46 
 
where 
( )acc s GS FB bi
ox
Q V V V
t
ε
= − − −                                                                                                            5-47 
is the accumulated electron charge in the surface region, 
1/ 22( ( )( ( ) ))An D bi BS
D A D




                                                                      5-48 
 
is the depletion charge in the n-side space-charge region, and 
i D jQ qN x= −                                                                                                                                       5-49 
is the electron charge in the channel. 
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Under conditions of the depletion mode, the charge is given as 
( ) dep deptotal n iQ V Q Q Q Q= = + +                                                                                                     5-50 
 
where 
2 1/ 22(( ( ) ( ) ) ( ))dep s s ox s oxD bi GS FB
D ox ox




= − + + −                                                     5-51 
 
The above are piece-wise equations for the accumulation and 
depletion modes, which is likely to give rise to convergence 
problem when calculating the transition region between the two 
different modes. The effective charge Qeff0 can be used as a 
smoothing function for the accumulation and depletion modes [6]: 
1
0 ( ) ( ', ')eff GS GS depQ V f V Q
−=                                                                                                           5-52 
 
where  
21( ) [ [( ) ( ) 4 ]]
2
acc acc acc accf y Q y Q C y Q C C Q= + − − + − − − ⋅ ⋅                                       5-53 
' cos sinGS GS depV V Qα α= +                                                                                                           5-54 
' sin cosdep GS depQ V Qα α= − +                                                                                                      5-55 
1tan ( )oxCα
−=                                                                                                                                   5-56 
 
C is a fitting parameter which controls the transition region 
shape. 
 
When including the effect of the drain voltage, the effective 
change Qeff0 becomes Qeff, and it can be expressed as [7] 
0( ) (1 ( ))eff effQ y Q N V y= − ⋅                                                                                                          5-57 
1
22( ( ) )s s oxox s GS FB bi
D ox




−= ⋅ − + + +                                                                       5-58 
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So, replacing Q(V) with Qeff in (46) yields an expression for the 
drain current valid for the accumulation and depletion modes 
under the linear operation. 
  
Another important physics is that, under the accumulation mode, a 
large portion of the drain current is flowing near the surface, 
and the free-carrier mobility will be affected by the surface 
scattering due to the vertical electric field. On the other hand, 
under the depletion mode, the current is flowing in the channel 
away from the surface region where is the mobility is not 
affected by the interface condition. The following can be used to 
describe the free-carrier mobility in both modes of operation: 
0




+ + − −
                                                                                      5-59 
 
where µeff is effective mobility, θ is the mobility modulation 
factor and µ0 is the low-field mobility. The free-carrier 
velocity is given by [3] 
( )









                                                                                                                               5-60 
 
E(x) is the electric field and Esat corresponds to the critical 
electric field at which the free-carrier velocity becomes 
saturated.  
 
Using the concept of Qeff, we obtain 
( ) ( )effDS eff n iI W Q Q Q v y= − + +                                                                                                    5-61 
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Combining the above equations we have 
0
( ) ( (1 ( )) ) ( )effDS DS eff n i
sat
E yI I W Q N V y Q Q E y
E
µ= − − ⋅ + +                                                  5-62 
 
Substituting E(y)=dV(y)/dy into (63) and integrating it from y=0 
to y=L and V(y)=VS to V(y)=VD, we arrive at the following 
expression for the drain current for the top-gate accumulation 
and depletion modes under the linear operation:  
3 3









L NI Q V V M V V V V V Q VV
E L
µ













                                                                                                                     5-64 
 
As VGS is decreased more and more, eventually the surface 
inversion occurs and the surface depletion layer is limited to it 
maximum thickness xSmax. Under this condition, the surface 
potential won’t change with a further decrease in the top-gate 
voltage, a phenomena called the pinning effect. Thus, the drain 
current remains unchanged with further reduced top-gate voltage. 
Due to the pinning effect, the top-gate voltage VGS for the 
inversion mode operation is essentially limited to VTH, and the 
following effective top-gate voltage VGSeff is valid for the non-
inversion and inversion modes [3]: 
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                                                                            5-65 
 
where B is a fitting parameter with a typical value around 1, VTH 
is the threshold voltage of the inversion mode from (22): 
1/ 21ln( ) (2 ( ln( ) ))A ATH FB T BS s D DS bi T BS
D ox D
N NV V V V q N V V V V
N C N
ε= + + − + − +                  5-66 
 
Thus, replacing VGS with VGSeff in (64), we obtain a single 
expression to model the drain current for all the accumulation, 
depletion, and inversion modes under the linear operation with a 
high degree of continuity and convergence. 
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5.3.2 Saturation Operation 
 
When the drain voltage increases, the depletion regions will 
expand, the channel is pinched off when the two depletion regions 
touch each other at the drain end, and IDS increases only slightly 
with increasing VDS beyond this point. The drain voltage causes 












                                                                                                                     5-67 
 
It would be ideal to solve for the saturation drain voltage 
directly, however, due to the complexity of the drain current 
equation this is not possible.  The other way is to use the 
Newton-Raphson iteration to determine such a voltage. It’s 
determined by evaluating the drain current at the saturated drain 
voltage using 
( )Dsat DS DsatI I V=                                                                                                                               5-68 
 
Thus, for the case VDS > VDsat (i.e., saturation operation), we can 
extend the validity of (64) by replacing VDS with the effective 
drain voltage VDeff. In other words, when replacing VGS with VGSeff 
and VDS with VDeff in (64), the resulting single equation is capable 
of describing the drain current for all the accumulation, 
depletion, and inversion modes under both the linear and 
saturation operations.  
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When VDS increases beyond VDsat, the drain current is not entirely 
independent of the drain bias, as the pinch-off point moves 
toward the source and the effective channel length is reduced. To 
account for this effect, the term (1+λVDS), where λ is the channel 
length modulation [3] is multiplied to the right-hand side of 
(64). 
 
5.3.3 Cut-Off Operation 
 
For a sufficiently large applied bottom-gate voltage, the entire 
channel becomes depleted (i.e., channel cut-off), and the drain 
current exhibits an exponential decay vs. increasing gate voltage. 
This behavior can be included in the drain current in (64) by 
introducing the following effective bottom-gate voltage [3]: 






= + +                                                                                       5-69 
 
where Vp is the pinch-off voltage, and m is the swing factor. The 
pinch-off voltage is determined from the transition point between 
the above and below cut-off regions, and Vp can be calculated 
from (12) and (14) by letting the channel height at the source 




2( ( ) ( ) )
( )2
s ox s s ox











+ − − + +
= −
+
                                             5-70 
 
Thus, replacing VBS with VBSeff in (64), together with the use of 
VGSeff and VDeff, allows one to calculate the current-voltage 
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characteristics of the 4-terminal JFET with an oxide top-gate for 
all the accumulation, depletion, and inversion modes under all 
the linear, saturation, and cut-off operations. The single 
expression makes the JFET model compact and robust for analog 
circuit simulations. 
 
The modeling of the parasitic junction diodes, capacitances, and 
temperature effect of the JFET has been reported previously and 
will not be reiterated here [3, 6]. 
 
5.4 Model Results 
 
Two n-channel JFETs having 3- and 14-µm channel lengths 
fabricated using the SOI CMOS technology at Texas Instruments 
were considered, and their I-V characteristics calculated from 
the JFET model and obtained from measurements were compared.  
 
Figs. 5-7(a) and (b) show the drain current vs. drain voltage 
characteristics of the 3- and 14-µm JFETs, respectively, 
calculated from the present model and obtained from measurements 
for a zero bottom-gate voltage and different top-gate voltages. 
It is demonstrated that the present model is capable of producing 
very accurate and smooth I-V curves. Similar results for the case 
a -2.5 V bottom-gate voltage are given in Figs. 5-8(a) and (b). 
Again, the model shows a good agreement with measured data. Note 
that for the case of 3-µm JFET operated at VBS = -2.5 V and VGS = -
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5 V, the drain current is very low because the channel is cut-off 
at this bias condition. Figs. 5-9(a) and (b) show the very good 
fit of the new model to experimental data for the drain current 
vs. top-gate voltage characteristics of the 3- and 14-µm JFETs, 
respectively, with a smooth transition from the above cut-off to 
cut-off region. For the 3-µm JFET, we can see clearly that with 
the bottom-gate voltage equals to zero, the channel can’t be 
fully cut off even if the top-gate voltage is sufficiently low. 
But with the bottom gate voltage equals to -2.5 V, the channel 
can be fully cut off when the top-gate voltage reaches around -5 
V. Similar observations can be found in the 14-µm JFET. 
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Figure 5-7(a) IDS versus VDS characteristics of L = 3 µm, W = 200 
µm JFET obtained from model calculations and measurements for VBS 
= 0 and different VGS. 
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Figure 5-7(b) IDS versus VDS characteristics of L = 14 µm, W = 50 
µm JFET obtained from model calculations and measurements for VBS 
= 0 and different VGS. 
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Figure 5-8(a) IDS versus VDS characteristics of L = 3 µm, W = 200 
µm JFET obtained from model calculations and measurements for VBS 
= -2.5 V and different VGS. 
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Figure 5-8(b) IDS versus VDS characteristics of L = 14 µm, W = 50 
µm JFET obtained from model calculations and measurements for VBS 
= -2.5 V and different VGS. 
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Figure 5-9(a) IDS versus VGS characteristics of L = 3 µm, W = 200 





























Figure 5-9(b) IDS versus VGS characteristics of L = 14 µm, W = 50 






Junction field-effect transistor (JFET) with an oxide top-gate 
has been used some analog circuit applications, but a full 
analysis of such a device is absent in the literature. In this 
chapter, a compact model for this device under the different 
operation modes has been developed. A single expression has been 
used as the backbone of the JFET model to describe 
comprehensively and accurately the current-voltage 
characteristics of the JFET. The model has been verified against 
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